GLC555/556

CMOS GENERAL PURPOSE TIMER

Description

The GLC555/6 are CMOS RC timers providing significantly improved performance over the standard SE/NE555/6 and 355 timers, while at the same time being direct replacements for those devices in most applications Improved parameters include low supply current, wide operating supply voltage range, low THRESHOLD. TRIGGER and RESET currents, no crowbarring of the supply current during output transitions, higher frequency performance and no requirement to decouple CONTROL VOLTAGE for stable operation

Specifically, the GLC555/6 are stable controllers capable of producing accurate time delays or frequencies. The GLC556 is a dual GLC555, with the two timers operating independently of each other, sharing only V* and GND. In he one shot mode, the pulse width of each circuit is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled by two external resistors and capacitor


Features

- Exact equivalent in most cases for SE/NE555/556
- Low Supply Current -80µA/160µA Typ (GLC555/556)
- Extremely low trigger, threshold and reset currents - 20pA Tvp.
- High speed operation 500 kHz guaranteed
- Wide operation supply voltage range -2 to 18 volts
- Can be used with higher impedance timing elements than regular 555/6 for longer RC time constants.
- Timing from microseconds through hours
- Operates in both astable and monostable modes
- Adjustable duty cycle
- High output source/sink driver can drive TTL/CMOS
- Typical temperature stability of 0.005% per °C at
- Output have very low offsets, HI and LO

Application

- Precision Timing
- Pulse Generation
- Time Delay Generation
- Pulse Width Modulation
- Pulse Position Modulation
- Missing Pulse Detector
- Sequential Timing

Pin Configuration




Truth Table

THRESHOLD VOLTAGE	TRIGGER VOLTAGE	RESET	ОПТРОТ	DISCHARGE SWITCH		
DON'T CARE	DON'T CARE	LOW	LOW	ON		
>2/3(V*)	>1/3(V*)	HIGH	LOW	ON		
V _{TH} <2/3	1/3 <v<sub>TR</v<sub>	HIGH	STABLE	STABLE		
DON'T CARE		HIGH	HIGH	OFF		

NOTE RESET will dominate all other inputs TRIGGER will dominate over THRESHOLD

Block Diagram



This block diagram reduces the circuitry down to its simplest equivalent components. Tie down unused inputs. R=100kΩ ±20% typ

Absolute Maximum Ratings (Note 1)

Supply Voltage V_{CC} +18 Volts Input Voltage $\leq V^*+0$ 3V to $\geq V^*-0$ 3V (Trigger, Threshold, Reset)

Output Current I_O 100mA Power Dissipation(GLC555/556²)P_D 200/300 mW

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.

Operating Characteristics (T_A=25°C, V*=+2 to +15 Volts unless other specified)

SYMBOL	PARAMETER	TEST CONDITIONS		VALUE			UNITS	
					MIN	TYP	MAX	
٧٠	Supply Voltage	-20°C≤T _A ≤+70°C		2		18	v	
I* Supply Current (NOTE 3	Supply Current (NOTE 3)	GLC555	V*= 2V V*=18V			60 120	200 300	μA μA
	,,	GLC556	V*= 2V V*=18V			120 240	400 600	μA μA
Initial Accuracy Drift with Temperature Note 4 Note 4 V		OOK, $5V \le V^* \le 15V$, $C = 0.1 \mu F$ $V^* = 5V$ $V^* = 10V$ $V^* = 15V$			2 0 50	5 0 200 300 600 3 0	% ppm/°C	
V _{TH}	Threshold Voltage		V*=5V		0.65	0.67	0 69	V+
V _{TRIG}	Trigger Voltage		V*=5V		0 31	0 33		V+
I _{TRIG}	Trigger Current	V*=18V V*= 5V V*= 2V	,,	AVA . A		50 10 1		pA pA pA
I _{TH}	Threshold Current	V*=18V V*= 5V V*= 2V				50 10 1		pA pA pA
I _{RST}	Reset Current	V _{RESET} =Ground	V*=18V V*= 5V V*= 2V			100 20 2		pA pA pA
V _{RST}	Reset Voltage	V⁺=18V V⁺= 2V			0 4 0 4	0 7 0.7	1 0 1 0	V V
V _{CV}	Control Voltage Lead				0 65	0 67	0 69	V+
Vo	Output Voltage Drop	Output Lo Output Hi	V'=15V V'= 5V V'=15V V'= 5V	I _{SINK} =20 mA I _{SINK} =3 2mA I _{SOURCE} =0.8mA I _{SOURCE} =0 8mA	14 3 4 0	0 4 0 2 14 6 4.3	1 0 0 4	v v v
t _r	Rise Time of Output	$R_l = 10M\Omega$	C _L =10pF		35	40	75	ns
t ₁	Fall Time of Output	R _L =10MΩ	C _L =10pF	V*=5V	35	40	75	ns
f _{max}	Guaranteed Max Osc Freq	Astable Operation	1		500			kHz

NOTE

Due to the SCR structure inherent in the CMOS process used to fabricate these devices, connecting any terminal to a voltage greater than V* +0.3V or less than V = 0.3V may cause destructive latchup. For this reason it is recommended that no inputs from external sources, not operating from the same power supply be applied to the device before its power supply is established. In multiple systems, the supply of the GLC555/6 must be turned on first

² Junction temperatures should not exceed 135°C and the power dissipation must be limited to 20mW at 125°C. Below 125°C power dissipation may be increased to 300mW at 25°C. Derating factor is approximately 3mWr°C (GLC556) or 2mW | C (GLC555)

³ The supply current value is essentially independent of the TRIGGER THRESHOLD and RESET voltages

^{4.} Parameter is not 100% tested. Majority of all units meet this specification.

Application Notes

GENERAL

The GLC555/6 devices are, in most instances, direct replacements for the NE/SE 555/6 devices. However, it is possible to effect economies in the external component count using the GLC555/6. Because the bipolar 555/6 devices produce large crowbar currents in the output driver, it is necessary to decouple the power supply lines with a good capacitor close to the device. The GLC555/6 devices produce no such transients. See Figure 2.




Figure 2. Supply Current Transient Compared with a Standard Bipolar 555 During an Output Transition

The GLC555/556 produces supply current spikes of only 2-3 mA instead of 300-400mA and supply decoupling is normally not necessary. Secondly, in most instances, the CONTROL VOLTAGE decoupling capacitors are not required since the input impedance of the CMOS comparators on chip are very high. Thus, for many applications 2 capacitors can be saved using a GLC555 and 3 capacitors with a GLC555 and 3 capacitors with a GLC555 and 3 capacitors.

POWER SUPPLY CONSIDERATIONS


Although the supply current consumed by the GLC555/6 devices is very low, the total system supply can be high unless the timing components are high impedance. Therefore, use high values for R and low values for C in Figures 3 and 4.

OUTPUT DRIVE CAPABILITY

The output driver consists of a CMOS inverter capable of driving most logic families including CMOS and TTL. As such, if driving CMOS, the output swing at all supply voltages will equal the supply voltage. At a supply voltage of 4.5 volts or more the GLC555/6 will drive at least 2 standard TTL loads.


ASTABLE OPERATION

The circuit can be connected to trigger itself and free run as a multivibrator see Figure 3. The output swings from rail to rail, and is a true 50% duty cycle square wave. (Trip points and output swings are symmetrical.) Less than a 1% frequency variation is observed, over a voltage range of +5 to +15V.



MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot. Initially the external capacitor (C) is held discharged by a transistor inside the timer. Upon application of a negative $\overline{TRIGGER}$ pulse to pin 2, the internal flip flop is set which releases the short circuit across the external capacitor and drives the OUTPUT high. The voltage across the capacitor now increases exponentially with a time constant $t=R_{A}C$. When the voltage across the capacitor equals 2/3 V*, the comparator resets the flip flop, which in turn discharges the capacitor rapidly and also drives the OUTPUT to its low state. $\overline{TRIGGER}$ must return to a high state before the OUTPUT can return to a low state.



CONTROL VOLTAGE

The CONTROL VOLTAGE terminal permits the two trip voltages for the THRESHOLD and TRIGGER internal comparators to be controlled. This provides the possibility of oscillation frequency modulation in the astable mode or even inhibition of oscillation, depending on the applied voltage. In the monostable mode, delay times can be changed by varying the applied voltage to the CONTROL VOLTAGE pin.

RESET

The RESET terminal is designed to have essentially the same trip voltage as the standard bipolar 555/6, i.e. 0.6 to 0.7 volts. At all supply voltages it represents an extremely high input impedance. The mode of operation of the RESET function is, however, much improved over the standard bipolar 555/6 in that it controls only the internal flip flop, which in turn controls simultaneously the state of the OUTPUT and DISCHARGE pins. This avoids the multiple threshold problems sometimes encountered with slow falling edges in the bipolar devices.