MC14541B

Programmable Timer

The MC14541B programmable timer consists of a 16-stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, an automatic power-on reset circuit, and output control logic.

Timing is initialized by turning on power, whereupon the power–on reset is enabled and initializes the counter, within the specified V_{DD} range. With the power already on, an external reset pulse can be applied. Upon release of the initial reset command, the oscillator will oscillate with a frequency determined by the external RC network. The 16–stage counter divides the oscillator frequency (f_{OSC}) with the nth stage frequency being $f_{OSC}/2^n$.

- Available Outputs 28, 210, 213 or 216
- Increments on Positive Edge Clock Transitions
- Built-in Low Power RC Oscillator (± 2% accuracy over temperature range and ± 20% supply and ± 3% over processing at < 10 kHz)
- Oscillator May Be Bypassed if External Clock Is Available (Apply external clock to Pin 3)
- External Master Reset Totally Independent of Automatic Reset Operation
- Operates as 2ⁿ Frequency Divider or Single Transition Timer
- Q/Q Select Provides Output Logic Level Flexibility
- Reset (auto or master) Disables Oscillator During Resetting to Provide No Active Power Dissipation
- Clock Conditioning Circuit Permits Operation with Very Slow Clock Rise and Fall Times
- Automatic Reset Initializes All Counters On Power Up
- Supply Voltage Range = 3.0 Vdc to 18 Vdc with Auto Reset
 Disabled (Pin 5 = V_{DD})

 = 8.5 Vdc to 18 Vdc with Auto Reset
 Enabled (Pin 5 = V_{SS})

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 2.)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient)	±10 (per Pin)	mA
lout	Output Current (DC or Transient)	±45 (per Pin)	mA
PD	Power Dissipation, per Package (Note 3.)	500	mW
TA	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8-Second Soldering)	260	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C



ON Semiconductor

http://onsemi.com



PDIP-14 P SUFFIX CASE 646



SOIC-14 D SUFFIX CASE 751A 14541B o AWLYWW



TSSOP-14 DT SUFFIX CASE 948G 14 R R R R R R R 14 541B • ALYW



SOEIAJ-14 F SUFFIX CASE 965 A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

ORDERING INFORMATION

Device	Package	Shipping		
MC14541BCP	PDIP-14	2000/Box		
MC14541BD	SOIC-14	55/Rail		
MC14541BDR2	SOIC-14	2500/Tape & Reel		
MC14541BDT	TSSOP-14	96/Rail		
MC14541BDTR2	TSSOP-14	2500/Tape & Reel		
MC14541BF	SOEIAJ-14	See Note 1.		
MC14541BFEL	SOEIAJ-14	See Note 1.		


 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MC14541B

PIN ASSIGNMENT



NC = NO CONNECTION

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			V _{DD}	- 5	5°C		25°C		125	5°C	
Characteristic	İ	Symbol	Vdc	Min	Max	Min	Тур (4.)	Max	Min	Max	Unit
Output Voltage "0" Vin = V _{DD} or 0	' Level	VoL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
V _{in} = 0 or V _{DD} "1"	' Level	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage "0" (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	'Level	V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	'Level	VIH	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) S (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	ІОН	5.0 10 15	- 7.96 - 4.19 - 16.3	_ _ _	- 6.42 - 3.38 - 13.2	- 12.83 - 6.75 - 26.33	_ _ _	- 4.49 - 2.37 - 9.24	_ _ _	mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	loL	5.0 10 15	1.93 4.96 19.3	_ _ _	1.56 4.0 15.6	3.12 8.0 31.2	_ _ _	1.09 2.8 10.9	_ _ _	mAdc
Input Current		l _{in}	15	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance (V _{in} = 0)		Cin	_	_	_	_	5.0	7.5	_	_	pF
Quiescent Current (Pin 5 is High) Auto Reset Disabled		I _{DD}	5.0 10 15	_ _ _	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Auto Reset Quiescent Current (Pin 5 is low)	t	IDDR	10 15	_ _	250 500	_	30 82	250 500	_ _	1500 2000	μAdc
Supply Current (5.) (6.) (Dynamic plus Quiescent)		ID	5.0 10 15			ID = (0).4 μΑ/kHz) f).8 μΑ/kHz) f l.2 μΑ/kHz) f	+ IDD			μAdc

^{4.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


^{5.} The formulas given are for the typical characteristics only at 25°C.

^{6.} When using the on chip oscillator the total supply current (in μ Adc) becomes: I_T = I_D + 2 C_{tc} V_{DD} f x 10⁻³ where I_D is in μ A, C_{tc} is in pF, V_{DD} in Volts DC, and f in kHz. (see Fig. 3) Dissipation during power-on with automatic reset enabled is typically 50 μ A @ V_{DD} = 10 Vdc.

SWITCHING CHARACTERISTICS (7.) $(C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C})$

Characteristic	Symbol	V _{DD}	Min	Тур (8.)	Max	Unit
Output Rise and Fall Time t _{TLH} , t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{TLH} , t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{TLH} , t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	t _{TLH} , t _{THL}	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Propagation Delay, Clock to Q (2 ⁸ Output) tpLH, tpHL = (1.7 ns/pF) C _L + 3415 ns tpLH, tpHL = (0.66 ns/pF) C _L + 1217 ns tpLH, tpHL = (0.5 ns/pF) C _L + 875 ns	[†] PLH [†] PHL	5.0 10 15	_ _ _	3.5 1.25 0.9	10.5 3.8 2.9	μs
Propagation Delay, Clock to Q (2 ¹⁶ Output) tpHL, tpLH = (1.7 ns/pF) C _L + 5915 ns tpHL, tpLH = (0.66 ns/pF) C _L + 3467 ns tpHL, tpLH = (0.5 ns/pF) C _L + 2475 ns	[†] PHL [†] PLH	5.0 10 15	_ _ _	6.0 3.5 2.5	18 10 7.5	μs
Clock Pulse Width	^t WH(cl)	5.0 10 15	900 300 225	300 100 85	_ _ _	ns
Clock Pulse Frequency (50% Duty Cycle)	f _{Cl}	5.0 10 15	_ _ _	1.5 4.0 6.0	0.75 2.0 3.0	MHz
MR Pulse Width	^t WH(R)	5.0 10 15	900 300 225	300 100 85	_ _ _	ns
Master Reset Removal Time	t _{rem}	5.0 10 15	420 200 200	210 100 100	_ _ _	ns


- 7. The formulas given are for the typical characteristics only at 25°C.
 8. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



 $(\ensuremath{\mathsf{R}}_{tc}\xspace\ensuremath{\mathsf{AND}}\xspace\ensuremath{\mathsf{C}}_{tc}\xspace\ensuremath{\mathsf{OUTPUTS}}\xspace\ensuremath{\mathsf{ARE}}\xspace\ensuremath{\mathsf{LEFT}}\xspace\ensuremath{\mathsf{OPEN}}\xspace)$



Figure 1. Power Dissipation Test Circuit and Waveform







Figure 2. Switching Time Test Circuit and Waveforms

MC14541B

EXPANDED BLOCK DIAGRAM



FREQUENCY SELECTION TABLE

А	В	Number of Counter Stages n	Count 2n
0	0	13	8192
0	1	10	1024
1	0	8	256
1	1	16	65536

TRUTH TABLE

	State			
Pin	0	1		
Auto Reset, 5	Auto Reset Operating	Auto Reset Disabled		
Master Reset, 6	Timer Operational	Master Reset On		
Q/\overline{Q} , 9	Output Initially Low After Reset	Output Initially High After Reset		
Mode, 10	Single Cycle Mode	Recycle Mode		





Figure 3. Oscillator Circuit Using RC Configuration

TYPICAL RC OSCILLATOR CHARACTERISTICS



100 V_{DD} = 10 V 50 f AS A FUNCTION f, OSCILLATOR FREQUENCY (kHz) OF R_{TC} 10 (C = 1000 pF) $(R_S \approx 2R_{TC})$ 5.0 f AS A FUNCTION 2.0 OF C $(R_{TC} = 56 k\Omega)$ 1.0 $(R_S = 120 \text{ k}\Omega)$ 0.5 0.2 0.1 1.0 k 100 k 1.0 m R_{TC}, RESISTANCE (OHMS) 0.0001 0.001 0.01 0.1 C, CAPACITANCE (µF)

Figure 4. RC Oscillator Stability

Figure 5. RC Oscillator Frequency as a Function of R_{tc} and C_{tc}

OPERATING CHARACTERISTICS

With Auto Reset pin set to a "0" the counter circuit is initialized by turning on power. Or with power already on, the counter circuit is reset when the Master Reset pin is set to a "1". Both types of reset will result in synchronously resetting all counter stages independent of counter state. Auto Reset pin when set to a "1" provides a low power operation.

The RC oscillator as shown in Figure 3 will oscillate with a frequency determined by the external RC network i.e.,

$$f = \frac{1}{2.3 R_{tc}C_{tc}}$$
 if (1 kHz $\leq f \leq$ 100 kHz)

and
$$R_S \approx 2 R_{tc}$$
 where $R_S \ge 10 \text{ k}\Omega$


The time select inputs (A and B) provide a two-bit address to output any one of four counter stages $(2^8, 2^{10}, 2^{13})$ and (2^{16}) . The (2^{16}) counts as shown in the Frequency Selection Table represents the Q output of the Nth stage of the counter. When A is "1", (2^{16}) is selected for both states of B. However,

when B is "0", normal counting is interrupted and the 9th counter stage receives its clock directly from the oscillator (i.e., effectively outputting 28).

The Q/\overline{Q} select output control pin provides for a choice of output level. When the counter is in a reset condition and Q/\overline{Q} select pin is set to a "0" the Q output is a "0", correspondingly when Q/\overline{Q} select pin is set to a "1" the Q output is a "1".

When the mode control pin is set to a "1", the selected count is continually transmitted to the output. But, with mode pin "0" and after a reset condition the RS flip-flop (see Expanded Block Diagram) resets, counting commences, and after 2^{n-1} counts the RS flip-flop sets which causes the output to change state. Hence, after another 2^{n-1} counts the output will not change. Thus, a Master Reset pulse must be applied or a change in the mode pin level is required to reset the single cycle operation.

DIGITAL TIMER APPLICATION



When Master Reset (MR) receives a positive pulse, the internal counters and latch are reset. The Q output goes high and remains high until the selected (via A and B) number of clock pulses are counted, the Q output then goes low and remains low until another input pulse is received.

This "one shot" is fully retriggerable and as accurate as the input frequency. An external clock can be used (pin 3 is the clock input, pins 1 and 2 are outputs) if additional accuracy is needed.

Notice that a setup time equal to the desired pulse width output is required immediately following initial power up, during which time Q output will be high.